Abstnrct-CMOS Schmitt trigger design with given circuit thresholds is described. The approach is based on studying the transient from one stable state to another when the trigger is in linear operation. The trigger is subdivided into two subcircuits; each of them is considered as a passive load for the other. This allows the relations governing the deviations of the circuit thresholds from their given values to be obtained. The trigger device sizes are thus determined by the threshold tolerances.
I. INTRODUCTION
The CMOS Schmitt trigger [Fig. l(a) ] is a well-known circuit. Yet, the design of this circuit has never been investigated in any detail. The circuit operation described in [I] gives a clue to some relationships between the device sizes in the circuit. However, the description is incomplete; it does not include the circuit behavior near the transition point from one stable state to another (it is simply stated that the transition is fast). A more detailed study given below introduces the additional relationships required to complete the design and choose all the device sizes.
In bipolar technology, p-n-p transistors are much slower than their n-p-n counterparts [2] , and the bipolar prototype for the whole circuit of Fig. l(a) is not known. A bipolar Schmitt trigger includes an n-p-n differential pair loaded with a resistor. As a result, the circuit analysis is simplified, and one can find approximate [3] - [5] and exact [6] - [8] calculation of the threshold voltages of this reduced circuit.
Recently [9] , the analysis of an NMOS Schmitt trigger with a linear resistive load was published. The circuit of Fig. I (a) includes two similar subcircuits (MI, Mz, M3 and Mq, Ms, M6). Each of them is a highly nonlinear load for the other. However, as shown subsequently, at each transition point one subcircuit can be considered as a linear resistive load for the other. Then the approach of [9] becomes valid for the circuit of Fig. I(a) as well. The results of this analysis are given here. First, they are formulated as two equations relating the device sizes to given threshold voltages. Two additional equations describe the relation between the device parameters and the threshold voltage tolerances. Finally, two inequalities relating some specific currents of the subcircuits and providing some details of the trigger U 0 characteristic shape are given.
CURRENT-VOLTAGE SUBCIRCUIT CHARACTERISTICS
In the circuit of Fig. l(a) , the bottom circuit M I , Mz, MS (which is called here the N-subcircuit), is loaded by the top circuit, Mq, Ms, Ms (P-subcircuit). As a result of the circuit symmetry, the inverse statement is also valid. To obtain the voltage-current characteristics of these nonlinear loads, one can take, for example, the N-subcircuit, apply a voltage source V , and calculate the source current I,, assuming a constant voltage VG at the gates of MI and M Z [ Fig. 2(a) When the voltage V, is very small, transistor M3 will be off, and MI and MZ are in the triode mode of operation. The current I, is equal to
if one considers MS. Here k, = 0.5(pL,C,,) 
From (7) and (8) based on investigation of the trigger behavior near the transition point and to apply it to the circuit of Fig. l(a) . In addition, these characteristics allow provision of two inequalities useful in the trigger design. Finally, they help to clarify some details observed in the experimental transfer characteristics [ 11.
THRESHOLDS, TRANSITION, AND TRIGGER DESIGN
As mentioned earlier, the operation of the CMOS Schmitt trigger is known [l] . We will follow this description, modifying and interrupting it at appropriate points to obtain the results necessary for trigger design.
Assume that the voltage VG in Fig. l(a) 
By the same reasoning, one obtains that the condition should be satisfied to start the triggering operation when the input voltage becomes equal to V L~. The transition from one stable state to another in the Schmitt trigger is, indeed, very fast, and one can consider that during it the trigger input voltage does not change and stays at VH for the considered transition of the output voltage from high to low. When M2 is turned on, the trigger starts to operate as a linear circuit with positive feedback. Transistors M4 and M5 are, in accordance with the P-subcircuit voltage-current characteristic, in a linear mode of operation, and the trigger can be represented as the linear circuit shown in Fig. 3(a) . Transistor MI carries the current
The trigger load is which is analogous to (6). The small-signal model for this part of trigger operation is shown in Fig. 3(b) . The loop-transfer function for this circuit is Here T,,~ is the output impedance of M I , which, as follows from the previous operation, is operating in the saturation region. At the instant of the output voltage jump from high to low, this looptransfer The analysis shows that the last term in the denominator of (20) can be discarded as well and one can use the simplified transition condition
If (21) and (22) are substituted in (23), and (17) and (18) 
Similarly, considering the transition of the output voltage from low to high, one finds that
The values given by (27) and (28) In the design practice, it is difficult to achieve P-and N-subcircuits with the shape of their voltage-current characteristics, as shown in Fig. 2(c) (for a given VG voltage) . Usually (to reduce the value of A I for less power dissipation at high-frequency operation) one of them has the shape shown by the dotted line. In this case, one obtains the second stable intersection point of the voltage-current characteristics, and the output voltage after transition drops to V o~ (in the opposite transition it will go to V o~) . Conditions (29) and (32) are easily satisfied for the triggers with a wide loop of the transfer characteristic. However, it is difficult to satisfy them in the triggers of a narrow hysteresis loop.
IV. EXAMPLE
Assume that it is required to design a Schmitt trigger with the threshold values of VH, = 3.8 V and VLI = 1.8 V. The circuit should operate with VDD = 5 V. The circuit is realized in the CMOS process with device transconductance parameters of (pnC0,)/2 = 16.2 PAN' and (ppC0,)/2 = 7.2 PAN'. The device threshold voltages are VTN = 0.55 V and ~V T P~ = 0.60 V (these process parameters are typical for SACMOS 3-p m process technology [14] , and the example under discussion was designed as part of a humiditysensitive multivibrator realized in this technology).
Substituting the values of VDD, VH;, and VTN in (16), one finds that k3/k1 = 7.33. If one takes (W/L)1 = ( 6 / 6 ) , where both the width and length are in microns, then one has to choose the closest rounded values of (W/L)3 = (44/6). Notice that it is impossible to choose the device MS of minimal geometry, as is suggested in If one takes kz = 3kl = 48.6 p A N 2 and ks = 5k4 = 84 p A N 2 then one can take, for example, (W/L)2 = (18/6) and ( W / L ) s = (70/6). Using the previously chosen device parameter values, one finds from (27) and (28) that AVH = 0.17 V and AVL = -0.18 V. Thus the trigger changes states at 1'H = 3.97 V and VL = 1.62 V, the values that are different from V H~ and V L~.
The difference can be reduced if the width of the devices is increased. These results were verified using the ESPICE [ 151 simulation program and were observed later in experimental circuits.
Finally, one can find from (30) and (31) 
v. CONCLUSIONS AND DISCUSSION
The design of a CMOS Schmitt trigger can be completed if the detailed circuit operation near the transition points is analyzed. This analysis gives true thresholds and allows one to evaluate the difference between the thresholds and the initial points of transitions (which are incorrectly considered and specified as thresholds). The voltage-current characteristics of the trigger subcircuits allow one to specify the conditions to make the trigger transfer characteristic more rectangular. The analysis is valid if the fabrication technology allows using the square-law characteristics of MOS devices. 
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I. INTRODUCTION
The period of time in which an opamp settles to a given percentage of the output voltage is one of its most important features. It consists of slewing and settling periods [l] . The minimization of each is necessary in order to achieve the optimal transient response. The slewing of an opamp is associated with its nonlinearities. In class A opamps, it is due to the limited supply of current to charge a compensation capacitor. The main feature of a class A B opamp, such as the one shown in Fig. 1, is 4] . Furthermore, the analysis by Kamath er al. was limited to the case of a closely spaced doublet inside the unity-gain bandwidth (UGB). This assumption is justified for bipolar opamps, in which doublets appear at low frequencies as a result of capacitive bypass of lateral p-n-p transistors having poor frequency response [ 5 ] . In CMOS class A B opamps, doublets are caused by the level shifters that are biasing the input stage (see Fig. 1 ). In CMOS technology, the frequency response of the level shifters can be changed by altering the biasing current and geometry of MOS Manuscript received October 9, 1992; revised May 7, 1993 . This work was supported in part by a grant from the Natural Sciences and Engineering Research Council of Canada. This paper was recommended by Associate Editor D. J. Allstot.
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